Alta Ares is looking for an FPGA engineer to own FPGA functions for its electronic warfare and signals intelligence capabilities, from initial architecture to validation on operational hardware.
Responsibilities
- ▹Own the development of FPGA functions for electronic warfare and signals intelligence, from architecture to validation
- ▹Work with systems and algorithm engineers to define processing requirements and assess feasibility
- ▹Build RTL modules in VHDL or SystemVerilog to process digitized RF signals, extract information, and generate waveforms
- ▹Adapt and validate DSP algorithms for FPGA implementation, balancing numerical accuracy, speed, and hardware resources
- ▹Integrate acquisition and processing chains, including digital down-conversion, filtering, channelization, FFT, detection, direction-finding, and classification
- ▹Establish verification methods and testbenches to check functional behavior and performance
- ▹Connect programmable logic to RF converters and embedded processors, defining data transfers, control interfaces, clocking, and synchronization
- ▹Resolve implementation constraints, achieve timing closure, and optimize resource utilization and power consumption
- ▹Bring up FPGA designs on target boards, investigate integration issues, and correlate measured behavior with simulation
- ▹Contribute to laboratory and field testing alongside RF, software, and systems engineers
- ▹Maintain design records, interface specifications, and validation evidence
- ▹Improve reusable FPGA components and development practices
Requirements
- ▹MSc in Electrical Engineering, Electronics Engineering, Signal Processing, or a related field
- ▹Strong experience developing and verifying RTL in VHDL or SystemVerilog, with a focus on digital signal processing
- ▹Practical experience implementing designs on SoC FPGAs, including synthesis, implementation, timing analysis, and hardware debugging
- ▹Strong understanding of sampled signals, frequency conversion, digital filtering, spectral analysis, and fixed-point numerical behavior
- ▹Ability to reason across FPGA, processor, and RF hardware boundaries when making design decisions
- ▹Experience modelling algorithms and comparing reference models with hardware results
Nice to have
- ▹Familiarity with MATLAB, Simulink, Python, or HLS
- ▹Familiarity with RF measurements and laboratory equipment such as spectrum analyzers, signal generators, and oscilloscopes
- ▹Prior experience in electronic warfare (welcome but not required)
Soft skills
Hands-on approach, taking designs from simulation to working hardwareMethodical debugging across complex signal chainsOwning a technical scope independently and communicating progress, risks, and trade-offs clearlyRigorous verification, documentation, and design traceabilityCollaborating across disciplinesEntrepreneurial mindset and autonomy in a fast-growing companyHigh integrity and professionalism with sensitive defense technologies
About the company
Alta Ares is an air defense company building AI-guided interceptors against drones and cruise missiles, along with the software platform that powers them. Its customers are NATO-aligned militaries and defense institutions. Founded in 2024, it has grown to 90 people.
Education: MSc villamosmérnöki, elektronikai mérnöki, jelfeldolgozási vagy kapcsolódó területen
Similar jobs

Job
FPGA Engineer
CHAOS Industries
BitbucketCpp
+5
$160,000–$225,000/yr
gross
🏢 On-site
El Segundo
🗣️ EN

Job
Pre-Award: MXM- Computer Engineer IV
Barbaricum
Cpp
+6
💰 Salary: not specified
🏢 On-site
Crane
🗣️ EN

Job
Expert FPGA / ASIC Numérique - Architecture ou Vérification - Industrie - Toulouse
Sopra Steria
Verilog
+1
💰 Salary: not specified
🏢 On-site
Toulouse

Job
Capgemini Engineering_Ingénieure/Ingénieur R&D ASIC
Capgemini
CppVerilogVhdl
💰 Salary: not specified
🏢 On-site
Cesson Sevigne

Job
Analog/Mixed Signal ASIC Design Engineer
Qualcomm
AI/MLVerilogVhdl
$142,400–$213,600/yr
gross
🏢 On-site
San Diego
🗣️ EN

Job
Analog/Mixed Signal ASIC Design Engineer
Qualcomm
AI/MLVerilogVhdl
$142,400–$213,600/yr
gross
🏢 On-site
San Diego
🗣️ EN
