← Back to list

Job
· Architect
CPU Micro-architect / RTL Designer
Software Architect
• Architect
• On-site
• Full-time
•
Austin, USA
A CPU RTL engineering role for high-performance, low-power devices. The engineer works with chip architects to shape the microarchitecture and is involved in architecture/product definition from an early stage in the product life cycle.
Responsibilities
- ▹Performance exploration: explore high-performance strategies working with the CPU modeling team.
- ▹Microarchitecture development and specification, from early high-level architectural exploration through to a detailed specification.
- ▹RTL ownership: development, assessment, and refinement of RTL design to target power, performance, area, and timing goals.
- ▹Support the design verification team in executing the functional verification strategy.
- ▹Help verify that the RTL design meets the performance goals.
- ▹Support design delivery, working with a multi-functional engineering team on the physical design aspects of timing, area, reliability, and testability.
Nice to have
- ▹Thorough knowledge of microprocessor architecture, with expertise in one or more of: instruction fetch and decode, branch prediction, instruction scheduling and register renaming, out-of-order execution, integer and floating-point execution, load/store execution, prefetching, and cache and memory subsystems.
- ▹Knowledge of Verilog and/or VHDL, with experience using simulators and waveform debugging tools.
- ▹Knowledge of logic design principles along with timing and power implications.
- ▹Understanding of low-power microarchitecture techniques.
- ▹Understanding of high-performance techniques and trade-offs in CPU microarchitecture.
- ▹Experience using a scripting language such as Perl or Python.
What we offer
- ▹Annual base pay range of $148,300–$250,700.
- ▹Annual discretionary bonus program.
- ▹Opportunity for annual RSU grants.
- ▹Competitive benefits package.
About the company
Qualcomm Technologies, Inc. is a company of inventors that pioneered 5G, building CPUs for high-performance, low-power devices.
Similar jobs

Job
· Architect
Hardware Engineer, Architect
Normal Computing
CppLlmVerilog
💰 Salary: not specified
🌍 Remote
Silicon Valley
🗣️ EN

Job
· Architect
ASIC Architect R&D (F/H)
Atos
CppVerilogVhdl
💰 Salary: not specified
🏢 On-site
Les Clayes-sous-Bois

Job
· Architect
ASIC Architect R&D (F/H)
Atos
CppData ScienceVerilog
+1
💰 Salary: not specified
🏢 On-site
Les Clayes-sous-Bois

Job
· Architect
SoC Architect
Waymo
CppVerilog
$251,000–$310,000/yr
gross
🏢 On-site
Mountain View
🗣️ EN

Job
· Architect
HBM PHY System Architect (San Diego, US)
Qualcomm
$164,000–$246,000/yr
gross
🏢 On-site
San Diego
🗣️ EN

Job
· Architect
Infra Systems Physical Architect
Qualcomm
$140,000–$210,000/yr
gross
🏢 On-site
San Diego
🗣️ EN