← Zurück zur Liste

Stelle
· Lead
Camera Digital Engineering Lead
Sonstige
• Lead
• Vor Ort
• Vollzeit
•
San Diego, USA
Qualcomm Camera Engineers build image and video processing pipelines based on human and computer vision technologies for Mobile, Automotive, XR, IoT, and Compute products. This lead role spans ASIC IP block design from architecture through RTL delivery, as well as integrating generative AI into hardware design workflows.
Responsibilities
- ▹Collaborate with system and camera architects to define and implement micro-architectures for image and video processing pipelines
- ▹Design, implement, and own ASIC IP blocks from architecture through RTL delivery
- ▹Develop high-quality RTL (Verilog/SystemVerilog or VHDL) for camera, ISP, computer vision, and multimedia hardware
- ▹Run synthesis and review results to meet PPA (performance, power, area) goals
- ▹Perform and review CDC, low-power, timing, and design rule checks
- ▹Work closely with design verification and physical design teams on test planning, debug, and design closure
- ▹Create and maintain micro-architecture and design documentation
- ▹Oversee design and delivery of an internal benchmark suite for LLMs used in hardware design and GenAI-assisted workflows
- ▹Oversee agentic AI solutions for hardware design, enabling AI-driven assistance across RTL development, review, debug, and verification
- ▹Identify, prototype, and drive impactful GenAI research directions for hardware and chip design
- ▹Coach team members, set clear expectations, and contribute directly to technical execution
Requirements
- ▹Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field
- ▹Strong hands-on ASIC RTL design experience
- ▹Proficiency in Verilog/SystemVerilog or VHDL
- ▹Solid understanding of ASIC design flows, including synthesis, timing, CDC, and low-power analysis
- ▹Experience with camera/ISP, image processing, video, multimedia, computer vision, or DSP hardware
- ▹Proficiency in Python (and/or C++/Java) for tooling, automation, and GenAI evaluation workflows
- ▹Practical experience with LLMs, embedding models, or agentic AI systems in engineering workflows
- ▹Strong communication skills and effective cross-functional collaboration
- ▹Bachelor's degree in Computer Engineering, Computer Science, or Electrical Engineering and 6+ years of experience (or Master's +5 years, or PhD +4 years)
Nice to have
- ▹Experience with SystemC or hardware modeling
- ▹Prior ASIC implementation experience with camera or image processing IP
- ▹Experience defining or maintaining benchmarking and evaluation frameworks for ML/LLM systems
- ▹Familiarity with agentic AI frameworks or tools for code generation, review, or analysis
- ▹Scripting experience (Python, TCL, Perl, shell) supporting RTL or GenAI flows
Soft skills
Technical leadership mindset: coaching team members, setting expectationsStrong communication in cross-functional teamsEagerness to learn new technologies (GenAI, agentic AI)
What we offer
- ▹Competitive pay: $179,000–$268,400 annually (range varies by location)
- ▹Annual discretionary bonus program
- ▹Annual RSU grant opportunity
- ▹Broad benefits package
About the company
As a leading technology innovator, Qualcomm builds camera and imaging solutions across Mobile, Automotive, XR, IoT, and Compute, powered by human and computer vision technologies.
Education: Alapdiploma (BSc) számítógép-mérnöki, számítástechnikai vagy villamosmérnöki területen és 6+ év tapasztalat, vagy MSc+5 év, vagy PhD+4 év
Ähnliche Stellen

Stelle
ASICS Design Verification Engineer
Qualcomm
CppVerilogVhdl
98 752–148 128 €/Jahr
brutto
🏢 Vor Ort
San Diego
🗣️ EN

Stelle
FPGA Verification Engineer
Anduril
Cpp
+2
141 806–187 936 €/Jahr
brutto
🏢 Vor Ort
Waltham
🗣️ EN

Stelle
· Lead
AI SDLC Lead Engineer (m/f/d)
T-Systems Iberia
ArgocdCpp
+8
💰 Gehalt: keine Angabe
🏢 Vor Ort
A Coruña
🗣️ EN

Stelle
· Lead
AI Software Development Lifecycle Lead Engineer - T Cloud Public (REF5733O)
Deutsche Telekom IT Solutions
ArgocdCpp
+9
💰 Gehalt: keine Angabe
🏢 Vor Ort
Budapest

Stelle
Physical Design Engineer - Mixed Signal IP
Qualcomm
CppVerilog
+1
84 144–126 174 €/Jahr
brutto
🏢 Vor Ort
San Diego
🗣️ EN

Stelle
· Lead
Security Controls Assurance Lead
Anthropic
AI/MLCppLlm
+2
230 649–294 718 €/Jahr
brutto
🏢 Vor Ort
San Francisco
🗣️ EN