← Zurück zur Liste

Stelle
· Principal
Senior Staff Formal Verification Engineer (GPU)
Sonstige
• Principal
• Vor Ort
• Vollzeit
•
San Diego, USA
Qualcomm's Adreno GPU team is looking for a Senior Staff Formal Verification Engineer to deploy formal methods on next-generation GPU designs. The role influences design and verification decisions and helps shape the future of GPU technology powering billions of devices worldwide.
Stack
Responsibilities
- ▹Develop a deep understanding of the 3D graphics hardware pipeline, feature sets, data paths, and block interfaces
- ▹Identify critical graphics areas to verify with formal methods
- ▹Strategize and develop Formal Property Verification (FPV) test plans, assertion-based verification testbenches, debug RTL artefacts, and achieve formal sign-off matrices
- ▹Collaborate with global GPU system architecture, RTL design, and DV teams to achieve project goals
- ▹Engage with EDA vendors and explore new, innovative DV methodologies to push sign-off quality
- ▹Apply other formal applications such as DPV, C2RTL SEQ, RTL2RTL SEQ
Requirements
- ▹Bachelor's + 6 years, Master's + 5 years, or PhD + 4 years of Software, Hardware, or Systems Engineering experience in Computer Engineering, Computer Science, Electrical Engineering, or related field
- ▹Proficiency with industry-standard formal tools and hands-on experience writing SystemVerilog Assertions
- ▹Experience solving formal proof complexity by applying abstraction techniques
Nice to have
- ▹Prior knowledge of GPU architecture
- ▹Experience with other formal applications like DPV, C2RTL SEQ, RTL2RTL SEQ
Soft skills
Strong communication skillsAbility to learn, improve, and deliverCross-team collaboration with global architecture and design teams
What we offer
- ▹Competitive annual discretionary bonus program
- ▹Opportunity for annual RSU grants
- ▹Highly competitive benefits package
About the company
The Qualcomm® Adreno™ GPU takes PC platforms and mobile UI, games, and advanced graphics applications to the next level, delivering stunning visuals and high-performance video streaming.
Education: Alapdiploma számítástechnikai, villamosmérnöki vagy rokon területen (mester/PhD csökkentett tapasztalattal elfogadható)
Ähnliche Stellen

Stelle
· Principal
Principal Software Integration Engineer
Astera Labs
Verilog
115 160–159 945 €/Jahr
brutto
🏢 Vor Ort
San Jose
🗣️ EN

Stelle
· Principal
Principal Design Verification Engineer- SerDes/PHY
Astera Labs
Verilog
178 966–198 851 €/Jahr
brutto
🏢 Vor Ort
San Jose
🗣️ EN

Stelle
· Principal
Staff Engineer, FPGA Design (R5347)
Shield Ai
VerilogVhdl
💰 Gehalt: keine Angabe
🏢 Vor Ort
Dallas
🗣️ EN

Stelle
· Principal
Senior Staff Design Verification Engineer
D Matrix
CppVerilog
151 299–229 111 €/Jahr
brutto
🔀 Hybrid
Santa Clara
🗣️ EN

Stelle
· Principal
Staff/Sr. Staff RTL Design Engineer – QGOV
Qualcomm
Verilog
141 789–212 684 €/Jahr
brutto
🏢 Vor Ort
San Diego
🗣️ EN

Stelle
· Principal
Sr. Staff SoC RTL Engineer
Ambiq Micro, Inc.
Verilog
💰 Gehalt: keine Angabe
🏢 Vor Ort
Austin
🗣️ EN