
Job Details:
As part of this role, you will lead the full development cycles of design units from architecture to tape-out and work in full collaboration with the architecture, validation, Backend, Firmware, Software, and SOC teams.
Job Description:
The Ethernet Silicon Engineering Group is looking for a talented and enthusiastic Logic Designer to join our growing team and take part in developing state-of-the-art IPU (Infrastructure Processing Unit) and NIC (Network Internet Card) products that will help speed up Data Centers Networking and make a direct impact on the lives of every person on Earth.You will be working with the latest silicon technologies and processes to build the most advanced large-scale networking complex designs.As part of this role, you will lead the full development cycles of design units from architecture to tape-out and work in full collaboration with the architecture, validation, Backend, Firmware, Software, and SOC teams.
Qualifications:
Qualifications:
BSc. in Electrical Engineering or BSc. in Computer Engineering.
Minimum 7 years of experience in chip design.
Experience with System Verilog or Verilog.
Excellent problem-solving ability.
Good communication skills, Team player, High work motivation.
Advantages:
Experience with Networking designs.
Tools experience: LINT/CDC/RDC/SDC.
Basic knowledge with Synthesis tools.
Scripting skills in Perl/Python.
Job Type:
Experienced HireShift:
Shift 1 (Israel)Primary Location:
Israel, Petah-TikvaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Position of Trust
N/AWork Model for this Role
This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.*
Hasonló állások

Állás
ASICS Design Verification Engineer
Qualcomm
CppVerilogVhdl
115 600–173 400 USD/év
bruttó
🏢 Helyszíni
San Diego
🗣️ EN

Állás
CPU Architecture Performance Engineer (Multiple Levels)
Qualcomm
CppVerilog
148 300–222 500 USD/év
bruttó
🏢 Helyszíni
San Diego
🗣️ EN

Állás
SOC Design Verification Engineer– Pre-Si/Post-Si Verification
Qualcomm
AI/MLCpp
+1
💰 Bér: nincs megadva
🏢 Helyszíni
Tijuana
🗣️ EN

Állás
SOC Design Engineer
Arm
CppVerilog
💰 Bér: nincs megadva
🏢 Helyszíni
Cambridge
🗣️ EN

Állás
Tech IP Library Characterization Engineer
Qualcomm
Verilog
💰 Bér: nincs megadva
🏢 Helyszíni
Tijuana
🗣️ EN

Állás
Mixed Signal Design Verification Engineer
Qualcomm
AI/MLVerilog
140 000–210 000 USD/év
bruttó
🏢 Helyszíni
San Diego
🗣️ EN