← Zurück zur Liste

Stelle
· Senior
Senior Engineer, RTL Design, AI Hardware
Sonstige
• Senior
• Vor Ort
• Vollzeit
•
Belgrade, Serbien
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must evolve to unify innovations in software models, compilers, platforms, networking, and semiconductors. Our diverse team of technologists have developed a high performance RISC-V CPU from scratch, and share a passion for AI and a deep desire to build the best AI platform possible. We value collaboration, curiosity, and a commitment to solving hard problems. We are growing our team and looking for contributors of all seniorities. You’ll join Tenstorrent’s AI Hardware team in Belgrade, building the silicon behind Tenstorrent’s custom AI platform. As a Senior RTL Design Engineer, you will contribute to the development of next-generation AI hardware by implementing and optimizing micro-architectures, improving performance and power efficiency, and collaborating across hardware teams. This role offers the opportunity to work on challenging, high-impact designs in a fast-paced environment. This role is hybrid, based out of Belgrade, Serbia. We welcome candidates at various experience levels for this role. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level, which may differ from the one in this posting. Who You Are An engineer with a strong foundation in digital design and micro-architecture. Hands-on experience with RTL development, debugging, and performance analysis workflows, including clock/reset, power, boot, and debug logic. Comfortable writing Verilog or SystemVerilog and interpreting synthesis and timing results. Able to take ownership of design tasks, work through ambiguous problems, and collaborate effectively with adjacent hardware teams. Motivated to learn how high-performance AI hardware is built and optimized from the ground up. What We Need Contributors who can implement and refine micro-architectural features for Tenstorrent’s AI hardware IP. Engineers who can analyze performance bottlenecks and suggest improvements that balance power, area, and frequency. Teammates who collaborate across RTL, DV, performance, and physical design to explore and evaluate design trade-offs. Developers who can debug RTL issues in simulation and, where applicable, post-silicon environments, and contribute to improving internal tools and flows. What You Will Learn Techniques for developing high-performance RTL targeting AI and ML workloads. How power, performance, and area are balanced across design, verification, and physical implementation. Tools and methods used to evaluate design trade-offs and optimize compute architectures. What it takes to ship production-grade silicon that supports next-generation AI systems. Tenstorrent offers a highly competitive compensation package and benefits, and we are an equal opportunity employer. This offer of employment is contingent upon the applicant being eligible to access U.S. export-controlled technology. Due to U.S. export laws, including those codified in the U.S. Export Administration Regulations (EAR), the Company is required to ensure compliance with these laws when transferring technology to nationals of certain countries (such as EAR Country Groups D:1, E1, and E2). These requirements apply to persons located in the U.S. and all countries outside the U.S. As the position offered will have direct and/or indirect access to information, systems, or technologies subject to these laws, the offer may be contingent upon your citizenship/permanent residency status or ability to obtain prior license approval from the U.S. Commerce Department or applicable federal agency. If employment is not possible due to U.S. export laws, any offer of employment will be rescinded.
Ähnliche Stellen

Stelle
· Senior
Senior Design Verification Engineer
Cisco
Verilog
💰 Gehalt: keine Angabe
🏢 Vor Ort
Belgrade
🗣️ EN

Stelle
· Senior
Senior Design Verification Engineer
Astera Labs
Verilog
133 358–148 176 €/Jahr
brutto
🏢 Vor Ort
San Jose
🗣️ EN

Stelle
· Senior
Digital Hardware Engineer, Senior
Qualcomm
Cpp
+2
116 295–174 488 €/Jahr
brutto
🏢 Vor Ort
San Diego
🗣️ EN

Stelle
· Senior
Senior GPU DV Engineer
Qualcomm
CppVerilog
126 892–190 293 €/Jahr
brutto
🏢 Vor Ort
San Diego
🗣️ EN

Stelle
· Senior
Sr ASIC Verification engineer
Ericsson AB
Verilog
💰 Gehalt: keine Angabe
🏢 Vor Ort
Lund
🗣️ EN

Stelle
· Senior
Senior FPGA Engineer
CHAOS Industries
BitbucketCpp
+5
143 685–260 430 €/Jahr
brutto
🏢 Vor Ort
El Segundo
🗣️ EN